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This paper summarizes the idea of the Staged Memory Sched-
uler (SMS), which was published at ISCA 2012 [14], and exam-
ines the work’s signicance and future potential. Whenmultiple
processor cores (CPUs) and a GPU integrated together on the
same chip share the o-chip DRAM, requests from the GPU
can heavily interfere with requests from the CPUs, leading to
low system performance and starvation of cores. Unfortunately,
state-of-the-art memory scheduling algorithms are ineective
at solving this problem due to the very large amount of GPU
memory trac, unless a very large and costly request buer
is employed to provide these algorithms with enough visibility
across the global request stream.
Previously-proposed memory controller (MC) designs use a
single monolithic structure to perform three main tasks. First,
the MC attempts to schedule together requests to the same
DRAM row to increase row buer hit rates. Second, the MC
arbitrates among the requesters (CPUs and GPU) to optimize
for overall system throughput, average response time, fairness
and quality of service. Third, the MC manages the low-level
DRAM command scheduling to complete requests while ensur-
ing compliance with all DRAM timing and power constraints.
This paper proposes a fundamentally new approach, called
the Staged Memory Scheduler (SMS), which decouples the three
primary MC tasks into three signicantly simpler structures
that together improve system performance and fairness. Our
three-stage MC rst groups requests based on row buer locality.
This grouping allows the second stage to focus only on inter-
application scheduling decisions. These two stages enforce high-
level policies regarding performance and fairness, and therefore
the last stage can use simple per-bank FIFO queues (i.e., there is
no need for further command reordering within each bank) and
straightforward logic that deals only with the low-level DRAM
commands and timing.
We evaluated the design trade-os involved and compared it
against four state-of-the-art MC designs. Our evaluation shows
that SMS provides 41.2% performance improvement and 4.8×
fairness improvement compared to the best previous state-of-
the-art technique, while enabling a design that is signicantly
less complex and more power-ecient to implement.
Our analysis and proposed scheduler have inspired signi-
cant research on (1) predictable and/or deadline-aware memory
scheduling [91, 92, 194, 195, 197, 201, 202, 216] and (2) memory
scheduling for heterogeneous systems [161, 201, 202, 207].
1. Introduction
As the number of cores continues to increase in modern
chip multiprocessor (CMP) systems, the DRAM memory sys-
tem has become a critical shared resource [139, 145]. Mem-
ory requests from multiple cores interfere with each other,
and this inter-application interference is a signicant im-
pediment to individual application and overall system perfor-
mance. Various works on application-aware memory schedul-
ing [98,99,141,142] address the problem by making the mem-
ory controller aware of application characteristics and ap-
propriately prioritizing memory requests to improve system
performance and fairness.
Recent heterogeneous CPU-GPU systems [1, 27, 28, 37, 76,
77, 78, 133, 152, 153, 167, 209] present an additional challenge
by introducing integrated graphics processing units (GPUs)
on the same die with CPU cores. GPU applications typi-
cally demand signicantly more memory bandwidth than
CPU applications due to the GPU’s capability of executing
a large number of concurrent threads [1, 2, 3, 4, 13, 23, 27, 37,
38, 40, 62, 68, 77, 78, 133, 149, 150, 151, 152, 153, 154, 167, 176, 178,
179, 188, 189, 199, 200, 206, 209]. GPUs use single-instruction
multiple-data (SIMD) pipelines to concurrently execute mul-
tiple threads [53]. In a GPU, a group of threads executing the
same instruction is called a wavefront or warp, and threads
in a warp are executed in lockstep. When a wavefront stalls
on a memory instruction, the GPU core hides this memory
access latency by switching to another wavefront to avoid
stalling the pipeline. Therefore, there can be thousands of
outstanding memory requests from across all of the wave-
fronts. This is fundamentally more memory intensive than
CPU memory trac, where each CPU application has a much
smaller number of outstanding requests due to the sequential
execution model of CPUs.
Figure 1 (a) shows the memory request rates for a represen-
tative subset of our GPU applications and the most memory-
intensive SPEC2006 (CPU) applications, as measured by mem-
ory requests per thousand cycles when each application runs
alone on the system. The raw bandwidth demands (i.e., mem-
ory request rates) of the GPU applications are often multiple
times higher than the SPEC benchmarks. Figure 1 (b) shows
the row buer hit rates (also called row buer locality or
RBL [134]). The GPU applications show consistently high
levels of RBL, whereas the SPEC benchmarks exhibit more
variability. The GPU programs have high levels of spatial
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Figure 1: GPU memory characteristics. (a) Memory intensity, measured by memory requests per thousand cycles, (b) row
buer locality, measured by the fraction of accesses that hit in the row buer, and (c) bank-level parallelism. Reproduced
from [14].
locality, often due to access patterns related to large sequen-
tial memory accesses (e.g., frame buer updates). Figure 1(c)
shows the bank-level parallelism (BLP) [109, 142], which is the
average number of parallel memory requests that can be issued
to dierent DRAM banks, for each application, with the GPU
programs consistently making use of four banks at the same
time.
In addition to the high-intensity memory trac of GPU
applications, there are other properties that distinguish GPU
applications from CPU applications. Prior work [99] observed
that CPU applications with streaming access patterns typi-
cally exhibit high RBL but low BLP, while applications with
less uniform access patterns typically have low RBL but high
BLP.
In contrast, GPU applications have both high RBL and high
BLP. The combination of high memory intensity, high RBL
and high BLP means that the GPU will cause signicant inter-
ference to other applications across all banks, especially when
using a memory scheduling algorithm that preferentially fa-
vors requests that result in row buer hits (e.g., [173, 220]).
Recent memory scheduling research has focused on mem-
ory interference between applications in CPU-only scenarios.
These past proposals are built around a single centralized re-
quest buer at each memory controller (MC). The scheduling
algorithm implemented in the memory controller analyzes
the stream of requests in the centralized request buer to
determine application memory characteristics, decides on
a priority for each core, and then enforces these priorities.
Observable memory characteristics may include the number
of requests that result in row buer hits, the bank-level par-
allelism of each core, memory request rates, overall fairness
metrics, and other information. Figure 2(a) shows the CPU-
only scenario where the request buer only holds requests
from the CPUs. In this case, the memory controller sees a
number of requests from the CPUs and has visibility into
their memory behavior. On the other hand, when the request
buer is shared between the CPUs and the GPU, as shown in
Figure 2(b), the large volume of requests from the GPU occu-
pies a signicant fraction of the memory controller’s request
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Figure 2: Example of the limited visibility of the mem-
ory controller. (a) CPU-only information, (b) Memory con-
troller’s visibility, (c) Improved visibility. Adapted from [14].
buer, thereby limiting the memory controller’s visibility of
the CPU applications’ memory characteristics.
One approach to increasing the memory controller’s visibil-
ity across a larger window of memory requests is to increase
the size of its request buer. This allows the memory con-
troller to observe more requests from the CPUs to better char-
acterize their memory behavior, as shown in Figure 2(c). For
instance, with a large request buer, the memory controller
can identify and service multiple requests from one CPU core
to the same row such that they become row buer hits, how-
ever, with a small request buer as shown in Figure 2(b), the
memory controller may not even see these requests at the
same time because the GPU’s requests have occupied the
majority of the entries.
Unfortunately, very large request buers impose signi-
cant implementation challenges, including the die area for
the larger structures and the additional circuit complexity for
analyzing so many requests, along with the logic needed for
assignment and enforcement of priorities [194, 195]. There-
fore, while building a very large, centralized memory con-
troller request buer could perhaps lead to reasonable mem-
ory scheduling decisions, the approach is unattractive due to
the resulting area, power, timing and complexity costs.
In this work, we propose the Staged Memory Scheduler
(SMS), a decentralized architecture for memory scheduling in
the context of integrated multi-core CPU-GPU systems. The
key idea in SMS is to decouple the various functional tasks of
memory controllers and partition these tasks across several
simpler hardware structures which operate in a staged fash-
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ion. The three primary functions of the memory controller,
which map to the three stages of our proposed memory con-
troller architecture, are:
1. Detection of basic intra-application memory characteris-
tics (e.g., row buer locality).
2. Prioritization across applications (CPUs and GPU) and
enforcement of policies to reect the priorities.
3. Low-level command scheduling (e.g., activate, precharge,
read/write), enforcement of DRAM device timing con-
straints (e.g., tRAS, tFAW, etc.), and resolution of resource
conicts (e.g., data bus arbitration).1
Our specic SMS implementation makes widespread use
of distributed FIFO structures to maintain a very simple im-
plementation, but at the same time SMS can provide fast
service to low memory-intensity (likely latency-sensitive)
applications and eectively exploit row buer locality and
bank-level parallelism for high memory-intensity (bandwidth-
demanding) applications. While SMS provides a specic im-
plementation, our staged approach for memory controller
organization provides a general framework for exploring scal-
able memory scheduling algorithms capable of handling the
diverse memory needs of integrated heterogeneous process-
ing systems of the future (e.g., systems-on-chip that contain
CPUs, GPUs, and accelerators).
2. Staged Memory Scheduler Design
Overview: Our proposed Staged Memory Scheduler [14]
architecture introduces a new memory controller (MC) de-
sign that provides 1) scalability and simpler implementation
by decoupling the primary functions of an application-aware
MC into a simpler multi-stage MC, and 2) performance and
fairness improvement by reducing the interference caused by
very bandwidth-intensive applications. SMS provides these
benets by introducing a three-stage design. The rst stage
is the per-core batch formation stage, which groups requests
from the same application that access the same row to im-
prove row buer locality. The second stage is the batch sched-
uler, which schedules batches of requests from across dierent
applications. The last stage is the DRAM command scheduler,
which sends requests to DRAM while satisfying all DRAM
constraints.
The staged organization of SMS lends directly to a
low-complexity hardware implementation. Figure 3 illus-
trates the overall hardware organization of the SMS. We
briey discuss each stage below. Section 4 of our ISCA 2012
paper [14] includes a detailed description of each stage.
Stage 1 - Batch Formation. The goal of this stage is to
combine individual memory requests from each source into
batches of requests that are to the same row buer entry. It
consists of several simple FIFO structures, one per source (i.e.,
a CPU core or the GPU). Each request from a given source
1We refer the reader to our prior works [32, 33, 34, 35, 66, 67, 93, 96, 97, 98,
99, 100, 112, 113, 114, 115, 116, 120, 121, 158, 183, 184] for a detailed background
on DRAM.
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Figure 3: The organization of SMS. Adapted from [14].
is initially inserted into its respective FIFO upon arrival at
the MC. A batch is simply one or more memory requests
from the same source that access the same DRAM row. That
is, all requests within a batch, except perhaps for the rst
one, would be row buer hits if scheduled consecutively. A
batch is deemed complete or ready when an incoming request
accesses a dierent row, when the oldest request in the batch
has exceeded a threshold age, or when the FIFO is full. Only
ready batches are considered for future scheduling by the
second stage of SMS.
Stage 2 - Batch Scheduler. The batch scheduler deals
directly with batches, and therefore does not need to worry
about optimizing for row buer locality. Instead, the batch
scheduler focuses on higher-level policies regarding inter-
application interference and fairness. The goal of this stage is
to prioritize batches from applications that are latency critical,
while making sure that bandwidth-intensive applications (e.g.,
those running on the GPU) still make good progress.
The batch scheduler considers every source FIFO (from
stage 1) that contains a ready batch. It picks one ready batch
based on either a shortest job rst (SJF) or a round-robin
policy. Using the SJF policy, the batch scheduler chooses
the oldest ready batch from the source with the fewest to-
tal in-ight memory requests across all three stages of SMS.
SJF prioritization reduces average request service latency,
and it tends to favor latency-sensitive applications, which
tend to have fewer total requests [98, 99, 109, 142]. Using the
round-robin policy, the batch scheduler simply picks the next
ready batch in a round-robin manner across the source FIFOs.
This ensures that memory-intensive applications receive ade-
quate service. The batch scheduler uses the SJF policy with
probability p and the round-robin policy with probability
1 –p. The value of p determines whether the CPU or the GPU
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receives higher priority. When p is high, the SJF policy is
applied more often and applications with fewer outstanding
requests are prioritized. Hence, the batches of the likely less
memory-intensive CPU applications are prioritized over the
batches of the GPU application. On the other hand, when p is
low, request batches are scheduled in a round-robin fashion
more often. Hence, the memory-intensive GPU application’s
naturally-large request batches are likely scheduled more
frequently, and the GPU is thus prioritized over the CPU.
After picking a batch, the batch scheduler enters a drain
state where it forwards the requests from the selected batch
to the nal stage of the SMS. The batch scheduler dequeues
one request per cycle until all requests from the batch have
been removed from the selected FIFO.
Stage 3 - DRAMCommand Scheduler (DCS). DCS con-
sists of one FIFO queue per DRAM bank. The drain state of
the batch scheduler places the memory requests directly into
these FIFOs. Note that because batches are moved into DCS
FIFOs one batch at a time, row buer locality within a batch is
preserved within a DCS FIFO. At this point, higher-level pol-
icy decisions have already been made by the batch scheduler.
Therefore, the DCS simply issues low-level DRAM commands,
ensuring DRAM protocol compliance.
In any given cycle, DCS considers only the requests at
the head of each of the per-bank FIFOs. For each request,
DCS determines whether that request can issue a command
based on the request’s current row buer state (e.g., is the row
buer already open with the requested row?) and the current
DRAM state (e.g., time elapsed since a row was opened in
a bank, and data bus availability). If more than one request
is eligible to issue a command in any given cycle, the DCS
arbitrates between DRAM banks in a round-robin fashion.
3. Qualitative Comparison with
Previous Scheduling Algorithms
In this section, we compare SMS qualitatively to previously
proposed scheduling policies and analyze the basic dierences
between SMS and these policies. The fundamental dierence
between SMS and previously-proposed memory scheduling
policies for CPU-only scenarios is that the latter are designed
around a single, centralized request buer which has poor
scalability and complex scheduling logic, while SMS is built
around a decentralized, scalable framework.
First-Ready FCFS (FR-FCFS). FR-FCFS [173, 220] is a
commonly used scheduling policy in commodity DRAM sys-
tems. An FR-FCFS scheduler prioritizes requests that result
in row buer hits over row buer misses and otherwise pri-
oritizes older requests. Since FR-FCFS unfairly prioritizes
applications with high row buer locality to maximize DRAM
throughput, prior works [42, 45, 98, 99, 134, 137, 141, 142, 194,
195] have observed that it has low system performance and
high unfairness.
Parallelism-Aware Batch Scheduling (PAR-BS). PAR-
BS [142, 143] aims to improve both fairness and system per-
formance. In order to prevent unfairness, it forms batches of
outstanding memory requests and prioritizes the oldest batch,
to avoid request starvation. To improve system throughput,
it prioritizes applications with smaller number of outstand-
ing memory requests within a batch. However, PAR-BS has
two major shortcomings. First, batching could cause older
GPU requests and requests of other memory-intensive CPU
applications to be prioritized over latency-sensitive CPU ap-
plications. Second, as previous work [98] has also observed,
PAR-BS does not take into account an application’s long term
memory-intensity characteristics when it assigns application
priorities within a batch. This could cause memory-intensive
applications’ requests to be prioritized over latency-sensitive
applications’ requests within a batch, due to the application-
agnostic nature of batching.
Adaptive Per-Thread Least-Attained-Serviced Mem-
ory Scheduling (ATLAS). ATLAS [98] aims to improve sys-
tem performance by prioritizing requests of applications with
lower attained memory service. This improves the perfor-
mance of low memory-intensity applications as they tend to
have low attained service. However, ATLAS has the disadvan-
tage of not preserving fairness. Previous works [98, 99] have
shown that simply prioritizing applications based on attained
service leads to signicant slowdown of memory-intensive
applications.
Thread ClusterMemory Scheduling (TCM). TCM [99]
is a state-of-the-art application-aware cluster memory sched-
uler providing both high system throughput and high fairness.
It groups an application into either a latency-sensitive or a
bandwidth-sensitive cluster based on the application memory
intensity. In order to achieve high system throughput and
low unfairness, TCM employs a dierent prioritization policy
for each cluster. To improve system throughput, a fraction of
total memory bandwidth is dedicated to the latency-sensitive
cluster and applications within the cluster are then ranked
based on memory intensity with the least memory-intensive
application receiving the highest priority. On the other hand,
TCM minimizes unfairness by periodically shuing applica-
tions within the bandwidth-sensitive cluster to avoid starva-
tion. This approach provides both high system performance
and fairness in CPU-only systems. In an integrated CPU-GPU
system, the GPU generates a signicantly larger number of
memory requests compared to the CPUs and lls up the cen-
tralized request buer. As a result, the memory controller
lacks the visibility into CPU memory requests to accurately
determine each application’s memory access characteristics.
Without such visibility, TCM makes incorrect and non-robust
clustering decisions, which classify some applications with
high memory intensity into the latency-sensitive cluster and
vice versa. Such misclassied applications cause interference
not only to low memory intensity applications, but also to
each other. Therefore, TCM cannot always provide high sys-
tem performance and high fairness in an integrated CPU-GPU
system. Increasing the request buer size is a practical way
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Figure 4: System performance, and fairness for 7 categories of workloads (total of 105 workloads). Reproduced from [14].
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Figure 5: CPUs and GPU Speedup for 7 categories of workloads (total of 105 workloads). Reproduced from [14].
to gain more visibility into CPU applications’ memory access
characteristics. However, this approach is not scalable as we
show in our evaluations [14]. In contrast, SMS provides much
better system performance and fairness than TCM with the
same number of request buer entries and lower hardware
cost, as we show in Section 5.
4. Evaluation Methodology
We use an in-house cycle-accurate simulator to perform
our evaluations. For our performance evaluations, we model
a system with sixteen x86 CPU cores and a GPU. For the
CPUs, we model three-wide out-of-order processors with a
cache hierarchy including per-core L1 caches and a shared,
distributed L2 cache. The GPU does not share the CPU caches.
In order to prevent the GPU from taking the majority of
request buer entries, we reserve half of the request buer
entries for the CPUs. To model the memory bandwidth of
the GPU accurately, we perform coalescing on GPU memory
requests before they are sent to the memory controller [119].
We evaluate our system with a set of 105 multiprogrammed
workloads simulated for 500 million cycles. Each workload
consists of sixteen SPEC CPU2006 benchmarks and one GPU
application selected from a mix of video games and graph-
ics performance benchmarks. We classify CPU benchmarks
into three categories (Low, Medium, and High) based on
their memory intensities, measured as last-level cache misses
per thousand instructions (MPKI). Based on these three cate-
gories, we randomly choose sixteen CPU benchmarks from
these three categories and one randomly selected GPU bench-
mark to form workloads consisting of seven intensity mixes: L
(All low), ML (Low/Medium), M (All medium), HL (High/Low),
HML (High/Medium/Low), HM (High/Medium) and H(All
high). For each CPU benchmark, we use Pin [125, 172] with
PinPoints [159] to select the representative phase. For the
GPU applications, we use an industrial GPU simulator to
collect memory requests with detailed timing information.
These requests are collected after having rst been ltered
through the GPU’s internal cache hierarchy, therefore we
do not further model any caches for the GPU in our nal
hybrid CPU-GPU simulation framework. More detail on our
experimental methodology is in Section 5 of our ISCA 2012
paper [14].
5. Experimental Results
We present the performance of ve memory scheduler con-
gurations: FR-FCFS [173, 220], ATLAS [98], PAR-BS [142],
TCM [99], and SMS [14] on the 16-CPU/1-GPU four-memory-
controller system. All memory schedulers use 300 request
buer entries per memory controller. This size was chosen
based on empirical results, which showed that performance
does not appreciably increase for larger request buer sizes.
Results are presented in the workload categories, with work-
load memory intensities increasing from left to right.
Figure 4 shows the system performance (measured as
weighted speedup [50, 51]) and fairness (measured as max-
imum slowdown [43, 98, 99, 194, 195, 203]) of the previously
proposed algorithms and SMS. Compared to TCM, which is
the previous state-of-the-art algorithm for both system perfor-
mance and fairness, SMS provides 41.2% system performance
improvement and 4.8× fairness improvement. Therefore,
we conclude that SMS provides better system performance
and fairness than all previously proposed scheduling poli-
cies, while incurring much lower hardware cost and simpler
scheduling logic, as we show in Section 5.2.
We study the performance of the CPU system and the
GPU system separately and provide two major observations
in Figure 5. First, SMS gains 1.76× improvement in CPU
system performance over TCM. Second, SMS achieves this
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Figure 6: SMS vs. TCM on a 16 CPU/1 GPU, 4 memory controller system with varying the number of cores.
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Figure 7: SMS vs. TCM on a 16 CPU/1 GPU system with varying the number of channels.
1.76× CPU performance improvement while delivering sim-
ilar GPU performance as the FR-FCFS baseline. The results
show that TCM (and the other algorithms) end up allocating
far more bandwidth to the GPU, at signicant performance
and fairness cost to the CPU applications. SMS appropriately
deprioritizes the memory bandwidth intensive GPU applica-
tion in order to enable higher CPU performance and overall
system performance, while preserving fairness. Previously
proposed scheduling algorithms, on the other hand, allow the
GPU to hog memory bandwidth and therefore signicantly
degrade system performance and fairness.
We provide a more detailed analysis in Sections 6.1 and 6.2
of our ISCA 2012 paper [14].
5.1. Scalability with Cores and
Memory Controllers
Figure 6 compares the performance and fairness of SMS
against TCM (averaged over 75 workloads)2 with the same
number of request buers, as the number of cores is varied.
We make the following observations: First, SMS continues to
provide better system performance and fairness than TCM.
Second, the system performance gains and fairness gains in-
crease signicantly as the number of cores and hence, mem-
ory pressure is increased. SMS’s performance and fairness
benets are likely to become more signicant as core counts
in future technology nodes increase.
Figure 7 shows the system performance and fairness of
SMS compared against TCM as the number of memory chan-
nels is varied. For this, and all subsequent results, we perform
our evaluations on 60 workloads from categories that contain
high memory-intensity applications (HL, HML, HM and H
2We use 75 randomly selected workloads per core count. We could not
use the same workloads/categorizations as specied in Section 4 because
those were for 16-core systems, whereas we are now varying the number of
cores.
workload categories). We observe that SMS scales better as
the number of memory channels increases. As the perfor-
mance gain of TCM diminishes when the number of memory
channels increases from 4 to 8 channels, SMS continues to
provide performance improvement for both CPU and GPU.
We provide a detailed scalability analysis in Section 6.3 of our
ISCA 2012 paper [14].
5.2. Power and Area
We present the power and area of FR-FCFS and SMS. We
nd that SMS consumes 66.7% less leakage power than FR-
FCFS, which is the simplest of all of the prior memory sched-
ulers that we evaluate. In terms of die area, SMS requires
46.3% less area than FR-FCFS. The majority of the power
and area savings of SMS over FR-FCFS come from the de-
centralized request buer queues and simpler scheduling
logic in SMS. In comparison, FR-FCFS requires centralized
request buer queues, content-addressable memory (CAMs),
and complex scheduling logic. Because ATLAS and TCM
require more complex ranking and scheduling logic than
FR-FCFS, we expect that SMS also provides power and area
reductions over ATLAS and TCM.
We provide the following additional results in our ISCA
2012 paper [14]:
• Combined performance of CPU-GPU heterogeneous sys-
tems for dierent SMS congurations with dierent Short-
est Job First (SJF) probability.
• Sensitivity analysis to SMS’s conguration parameters.
• Performance of SMS in CPU-only systems.
6. Related Work
To our knowledge, our ISCA 2012 paper is the rst to
provide a fundamentally new memory controller design for
heterogeneous CPU-GPU systems in order to reduce interfer-
ence at the shared o-chip main memory. There are several
6
prior works that reduce interference at the shared o-chip
main memory in other systems. We provide a brief discussion
of these works.
6.1. Memory Partitioning Techniques
Instead of mitigating the interference problem between
applications by scheduling requests at the memory controller,
Awasthi et al. [18] propose a mechanism that spreads data
in the same working set across memory channels in order
to increase memory level parallelism. Memory channel par-
titioning (MCP) [137] maps applications to dierent mem-
ory channels based on their memory intensities and row
buer locality, to reduce inter-application interference. Mao
et al. [128] propose to partition GPU channels and allow only
a subset of threads to access each memory channel. In ad-
dition to channel partitioning, several works [74, 122, 210]
also propose to partition DRAM banks to improve perfor-
mance. These partitioning techniques are orthogonal to our
proposals, and can be combined with SMS to improve the
performance of heterogeneous CPU-GPU systems.
6.2. Memory Scheduling Techniques
Memory Scheduling on CPUs. Numerous prior works
propose memory scheduling algorithms for CPUs that im-
prove system performance. The rst-ready, rst-come-rst-
serve (FR-FCFS) scheduler [173, 220] prioritizes requests that
hit in the row buer over requests that miss in the row buer,
with the aim of reducing the number of times rows must be
activated (as row activation incurs a high latency). Several
memory schedulers improve performance beyond FR-FCFS by
identifying critical threads in multithreaded applications [47],
using reinforcement learning to identify long-term memory
behavior [79, 136], prioritizing memory requests based on
the criticality (i.e., latency sensitivity) of each memory re-
quest [57, 123, 211], distinguishing prefetch requests from
demand requests [109, 111], or improving the scheduling of
memory writeback requests [110, 182, 193]. While all of these
schedulers increase DRAM performance and/or throughput,
many of them introduce fairness problems by under-servicing
applications that only infrequently issue memory requests.
To remedy fairness problems, several application-aware mem-
ory scheduling algorithms [98, 99, 135, 141, 142, 194, 195, 197]
use information on the memory intensity of each application
to balance both performance and fairness. Unlike SMS, none
of these schedulers consider the dierent needs of CPU mem-
ory requests and GPU memory requests in a heterogeneous
system.
Memory Scheduling on GPUs. Since GPU applications
are bandwidth intensive, often with streaming access pat-
terns, a policy that maximizes the number of row buer hits
is eective for GPUs to maximize overall throughput. As a
result, FR-FCFS with a large request buer tends to perform
well for GPUs [22]. In view of this, prior work [213] proposes
mechanisms to reduce the complexity of FR-FCFS scheduling
for GPUs. Ausavarungnirun et al. [15] propose MeDiC, which
is a cache and memory management scheme to improve the
performance of GPGPU applications. Jeong et al. [80] propose
a QoS-aware memory scheduler that guarantees the perfor-
mance of GPU applications by prioritizing memory requests
from graphics applications over those from CPU applications
until the system can guarantee that a frame can be rendered
within a given deadline, after which it prioritizes requests
from CPU applications. Jog et al. [83] propose CLAM, a mem-
ory scheduler that identies critical memory requests and
prioritizes them in the main memory. Ausavarungnirun et
al. [17] propose a scheduling algorithm that identies and pri-
oritizes TLB-related memory requests in GPU-based systems,
to reduce the overhead of memory virtualization. Unlike SMS,
none of these works holistically optimize the performance
and fairness of requests when a memory controller is shared
by a CPU and a GPU.
Memory Scheduling on Emerging Systems. Recent
proposals investigate memory scheduling on emerging plat-
forms. Usui et al. [201, 202] propose accelerator-aware mem-
ory controller designs that improve the performance of sys-
tems that contain both CPUs and hardware accelerators. Zhao
et al. [216] decouple the design of a memory controller for per-
sistent memory into multiple stages. These works build upon
principles for heterogeneous system memory scheduling that
were rst proposed in SMS.
6.3. Other Related Works
DRAM Designs. Aside from memory scheduling and
memory partitioning techniques, previous works propose
new DRAM designs that are capable of reducing memory la-
tency in conventional DRAM [9,10,31,32,33,34,36,63,69,72,90,
100,112,113,114,115,116,126,132,155,166,177,187,190,208,218]
and non-volatile memory [102, 105, 106, 107, 130, 131, 170, 171,
212]. Previous works on bulk data transfer [30, 34, 59, 60,
75, 81, 86, 124, 180, 183, 215, 217] and in-memory computa-
tion [7, 8, 11, 19, 25, 26, 44, 52, 54, 55, 56, 58, 61, 70, 71, 87, 94, 101,
127,157,160,161,168,181,184,185,192,198,214] can be used im-
prove DRAM bandwidth. Techniques to reduce the overhead
of DRAM refresh [5,6,20,24,95,118,121,146,156,169,204] can
be applied to improve the performance of GPU-based systems.
Data compression techniques [162, 163, 164, 165, 205] can also
be used on the main memory to increase the eective avail-
able DRAM bandwidth. All of these techniques can mitigate
the performance impact of memory interference and improve
the performance of GPU-based systems. They are orthogonal
to, and can be combined with, SMS to further improve the
performance of heterogeneous CPU-GPU systems.
Previous works on data prefetching [12, 21, 29, 39, 41, 46, 48,
49,64,65,73,84,85,104,108,109,111,138,140,144,148,186,191]
can also be used to mitigate high DRAM latency. However,
these techniques generally increase DRAM bandwidth uti-
lization, which can lead to lower GPU performance.
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with GPUs. Other works have proposed various methods
of decreasing memory divergence. These methods range
from thread throttling [88, 89, 103, 174] to warp schedul-
ing [117, 129, 147, 174, 175, 219]. While these methods share
our goal of reducing memory divergence, none of them ex-
ploit inter-warp heterogeneity and, as a result, are orthogonal
or complementary to our proposal. Our work also makes new
observations about memory divergence that are not covered
by these works.
7. Signicance and Long-Term Impact
SMS exposes the need to redesign components of the
memory subsystem to better serve integrated CPU-GPU
systems. Systems-on-chip (SoCs) that integrate CPUs and
GPUs on the same die are growing rapidly in popularity
(e.g., [37, 133, 152, 153]), due to their high energy eciency
and lower costs compared to discrete CPUs and GPUs. As
a result, SoCs are commonly used in mobile devices such as
smartphones, tablets, and laptops, and are being used in many
servers and data centers. We expect that as more powerful
CPUs and GPUs are integrated in SoCs, and as the workloads
running on the CPUs/GPUs become more memory-intensive,
SMS will become even more essential to alleviate the shared
memory subsystem bottleneck.
The observations and mechanisms in our ISCA 2012 pa-
per [14] expose several future research problems. We briey
discuss two future research areas below.
Interference Management in Emerging Heteroge-
neous Systems. Our ISCA 2012 paper [14] considers het-
erogeneous systems where a CPU executes various general-
purpose applications while the GPU executes graphics work-
loads. Modern heterogeneous systems contain an increas-
ingly diverse set of workloads. For example, programmers
can use the GPU in an integrated CPU-GPU system to exe-
cute general-purpose applications (known as GPGPU appli-
cations). GPGPU applications can have signicantly dierent
access patterns from graphics applications, requiring dier-
ent memory scheduling policies (e.g., [15, 17, 83]). Future
work can adapt the mechanisms of SMS to optimize the per-
formance of GPGPU applications.
Many heterogeneous systems are being deployed in mobile
or embedded environments, and must ensure that memory
requests from some or all of the components of the hetero-
geneous system meet real-time deadlines [91, 92, 201, 202].
Traditionally, applications with real-time deadlines are exe-
cuted using embedded cores or xed-function accelerators,
which are often integrated into modern SoCs. We believe that
the observations and mechanisms in our ISCA 2012 paper [14]
can be used and extended to ensure that these deadlines are
met. Recent works [201, 202] have shown that the principles
of SMS can be extended to provide deadline-aware memory
scheduling for accelerators within heterogeneous systems.
Even though the mechanisms proposed in our ISCA 2012
paper [14] aim to minimize the slowdown caused by inter-
ference, they do not provide actual performance guarantees.
However, we believe it is possible to combine principles from
SMS with prediction mechanisms for memory access latency
(e.g., [91,92,196,197] to provide hard performance guarantees
for real-time applications, while still ensuring fairness for all
applications executing on the heterogeneous system.
Memory Scheduling for Concurrent GPGPU Appli-
cations. While SMS allows CPU applications and graphics
applications to share DRAM more eciently, we assume that
there is only a single GPU application running at any given
point in time. Recent works [16, 82] propose methods to
eciently share the same GPU across multiple concurrently-
executing GPGPU applications. We believe that the tech-
niques and observations provided in our ISCA 2012 paper [14]
can be applied to reduce the memory interference induced by
additional GPGPU applications. Furthermore, as concurrent
GPGPU application execution becomes more widespread, the
concepts of SMS can be extended to provide prioritization
and fairness across multiple GPGPU applications.
Our analysis of memory interference in heterogeneous
systems, and our new Staged Memory Scheduler, have in-
spired a number of subsequent works. These works include
signicant research on predictable and/or deadline-aware
memory scheduling [91, 92, 194, 195, 197, 201, 202, 216], and
on other memory scheduling algorithms for heterogeneous
systems [161, 201, 202, 207].
8. Conclusion
While many advancements in memory scheduling policies
have been made to deal with multi-core processors, the inte-
gration of GPUs on the same chip as the CPUs has created new
system design challenges. Our ISCA 2012 paper [14] demon-
strates how the inclusion of GPU memory trac can cause
severe diculties for existing memory controller designs in
terms of performance and especially fairness. We propose a
new approach, Staged Memory Scheduler, which delivers su-
perior performance and fairness for integrated CPU-GPU sys-
tems compared to state-of-the-art memory schedulers, while
providing a design that is signicantly simpler to implement
(thus improving the scalability of the memory controller).
The key insight behind simplifying the implementation of
SMS is that the primary functions of sophisticated memory
controller algorithms can be decoupled. As a result, SMS
proposes a multi-stage memory controller architecture. We
show that SMS signicantly improves the performance and
fairness in integrated CPU-GPU systems. We hope and ex-
pect that our observations and mechanisms can inspire future
work in memory system design for existing and emerging
heterogeneous systems.
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